RTL Verification Engineer- 6 month contract San Francisco, CA

Develop and maintain RTL simulation and regression tests for FPGAs.

Develop BFM’s and simulation test benches, and maintain automatic regression tests.

Responsible for implementing FPGA regression tests, reporting and tracking bugs, and FPGA release tracking.

Help lead the simulation/verification infrastructure.

Support the development of a hardware-based regression/continuous integration setup.


5+ years of professional experience.

Familiarity with SystemVerilog, SystemVerilog assertions, and SystemVerilog constrained randomization.

Experience with Python or similar scripting languages such as tcl, bash, csh, or Perl.

Extensive experience in either FPGA or ASIC verification (or both)

Experience with C/C++, SystemVerilog DPI, and related software build tools (GNU gcc/make)


Experience in UVM (or OVM/VMM/AVM/Specman)

Experience with existing regression tools, to automatically track bugs (e.g., coverage aggregation tools or similar)

Pay Rate-65-80/hr. DOE

Please send resume to kjohnson@nelsoninteractive.net

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

<span>%d</span> bloggers like this: